CHI MEI OPTOELECTRONICS CORP.

Issued Date:Feb. 13, 2009
Model No.: V315H1-PH1
Approval

TFT LCD Control Board
Approval Specification

MODEL NO.:V315H1-PH1
PART NO.:35-D032349

Customer: _____

Approved by: _____

Note:

Approved By	TVHD
	LY Chen

Reviewed By	QRA Dept.	Product Development Div.
	Tomy Chen	WT Lin

Prepared By	LCD TV Marketing and Product Management Div.	
	WY Li	Cindy Yang

CHI MEI OPTOELECTRONICS CORP.

Issued Date:Feb. 13, 2009
Model No.: V315H1-PH1
Approval

- CONTENTS -

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 2.0	Feb.13, 2009	All	All	Approval Specification was first issued.
Ver 2.1	Feb.19,2009	15	6.1	Modify INPUT SIGNAL TIMING SPECIFICATIONS

1. GENERAL DESCRIPTION

1.1 OVERVIEW

This control board supports 2 channel LVDS input and PPRSDS output for V315H1-PH1 module. It can use for 1920 x 1080 HDTV format and can display true 1.073G colors (10bit/color).

1.2 CHARACTERISTICS

CHARACTERISTICS ITEMS	SPECIFICATIONS
Frame Rate	50Hz / 60Hz
Resolution	1920*1080
Weight [g]	TBD
Physical Size [mm]	TBD
Sync Mode	H_sync and V_sync

1.3 MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note
Weight	TBD	TBD	TBD	g	-
I/F connector mounting position	The mounting inclination of the connector makes the screen center within ±0.5mm as the horizontal.				(2)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

(2) Connector mounting position



2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T_{ST}	-20	+60	ºC	(1), (3)
Operating Ambient Temperature	T_{OP}	0	50	ºC	(1), (2), (3)
Altitude Operating	A_{OP}	0	5000	M	(3)
Altitude Storage	A_{ST}	0	12000	M	(3)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta ≦ 40 ºC).

(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).

(c) No condensation..



Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 65 ºC. The range of operating temperature may degrade in case of improper thermal management in your product design.

Note (3) The rating of environment is base on LCD module. Leave LCD cell alone, this environment condition can't be guaranteed. Except LCD cell, the customer has to consider the ability of other parts of LCD module and LCD module process.

2.2 ABSOLUTE RATINGS OF ENVIRONMENT

Storage Condition : With shipping package.

Storage temperature range : 25±5 ℃

Storage humidity range : 50±10%RH

Shelf life : a month

2.3 ELECTRICAL ABSOLUTE RATINGS

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	Vcc	-0.3	13.5	V	(1)
Input Signal Voltage	V_{IN}	-0.3	3.6	V	

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

Ta = 25 ± 2 ºC

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		V_{CC}	10.8	12.0	13.2	V	(1)
Rush Current		I_{RUSH}	-	-	5	A	(2)
Power Supply Current	White	I_{CC}	-	2.2	2.7	A	(3)
	Black		-	1.7		A	
	Vertical Stripe		-	2.3	2.8	A	
LVDS Interface	Common Input Voltage	V_{LVC}	1.125	1.25	1.375	V	
	Terminating Resistor	R_T	-	100	-	ohm	
CMOS interface	Input High Threshold Voltage	V_{IH}	2.7	-	3.3	V	
	Input Low Threshold Voltage	V_{IL}	0	-	0.7	V	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions: (Base on V315H1-PH1 module)



Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12V, Ta = 25 ± 2 ºC, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.

a. White Pattern

Active Area

b. Black Pattern

Active Area

c. Vertical Stripe Pattern



Active Area

4. BLOCK DIAGRAM

4.1 TFT LCD OPEN CELL



5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

CN505 Connector Pin Assignment

Pin No.	Symbol	Description
1	VIN	+12.0V power supply
2	VIN	+12.0V power supply
3	VIN	+12.0V power supply
4	VIN	+12.0V power supply
5	VIN	+12.0V power supply
6	NC	No connection
7	GND	Ground
8	GND	Ground
9	GND	Ground
10	ODD_RIN0N	Negative transmission data of First pixel 0
11	ODD_RIN0P	Positive transmission data of First pixel 0
12	ODD_RIN1N	Negative transmission data of First pixel 1
13	ODD_RIN1P	Positive transmission data of First pixel 1
14	ODD_RIN2N	Negative transmission data of First pixel 2
15	ODD_RIN2P	Positive transmission data of First pixel 2
16	GND	Ground
17	ODD_RINCLKN	Negative of First clock
18	ODD_RINCLKP	Positive of First clock
19	GND	Ground
20	ODD_RIN3N	Negative transmission data of First pixel 3
21	ODD_RIN3P	Positive transmission data of First pixel 3
22	ODD_RIN4N	Negative transmission data of First pixel 4
23	ODD_RIN4P	Positive transmission data of First pixel 4
24	GND	Ground
25	EVEN_RIN0N	Negative transmission data of Second pixel 0
26	EVEN _RIN0P	Positive transmission data of Second pixel 0
27	EVEN _RIN1N	Negative transmission data of Second pixel 1
28	EVEN _RIN1P	Positive transmission data of Second pixel 1
29	EVEN _RIN2N	Negative transmission data of Second pixel 2
30	EVEN _RIN2P	Positive transmission data of Second pixel 2
31	GND	Ground
32	EVEN _RINCLKN	Negative of Second clock
33	EVEN _RINCLKP	Positive of Second clock
34	GND	Ground
35	EVEN _RIN3N	Negative transmission data of Second pixel 3
36	EVEN _RIN3P	Positive transmission data of Second pixel 3
37	EVEN _RIN4N	Negative transmission data of Second pixel 4
38	EVEN _RIN4P	Positive transmission data of Second pixel 4
39	GND	Ground
40	SCL_I	SEC define
41	SDA_I	SEC define

42	TCON_CHECK	SEC define
43	TST_PGM	SEC define
44	HSYNC	SEC define
45	LVDS_SEL	SEC define
46	I2C_SCL	SEC define
47	FRC_NRESET	SEC define
48	I2C_SDA	SEC define
49	SW_PVCC	SEC define
50	MAIN_CHECK	SEC define
51	NC	No connection

Note (1) CN505 Connector Part No.: JAE Taiwan (台灣航空電子) FI-RE51S-HF or equal.

5.2 BLOCK DIAGRAM OF INTERFACE



5.3 LVDS INTERFACE

VESA Format : SELLVDS = H or Open

JEIDA Format : SELLVDS = L



AR0~AR9: First Pixel R Data (9; MSB, 0; LSB)

AG0~AG9: First Pixel G Data (9; MSB, 0; LSB)

AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal

DCLK : Data clock signal

RSVD : Reserved

5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																													
		Red										Green										Blue									
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red (1021)	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Green	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green (1021)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0
	Green (1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	Green (1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Blue	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue (1021)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1
	Blue (1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	Blue (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	1/Tc	-	74	-	MHz	
Hsync		Fh	-	67.5	-	KHz	
Vsync		Fv	-	59.94	-	Hz	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
	Hold Time	Tlvhd	600	-	-	ps	
Vertical Active Display Term	Frame Rate	Fr6	57	60	63	Hz	
	Total	Tv	-	1125	-	Th	Tv=Tvd+Tvb
	Display	Tvd	-	1080	-	Th	-
	Blank	Tvb	-	45	-	Th	-
Horizontal Active Display Term	Total	Th	-	2200	-	Tc	Th=Thd+Thb
	Display	Thd	-	1920	-	Tc	-
	Blank	Thb	-	280	-	Tc	-

. 6.2 INTERNAL SIGNAL TIMING SPECIFICATIONS (FRC→ T-CON)

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	1/Tc	60	74	80	MHZ	(1)
Hsync		Fh	-	135	-	KHz	
Vsync		Fv	-	120	-	Hz	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
	Hold Time	Tlvhd	600	-	-	ps	
Vertical Active Display Term	Frame Rate	Fr6	-	120	-	Hz	
	Total	Tv	1115	1125	1410	Th	Tv=Tvd+Tvb
	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	330	Th	-
Horizontal Active Display Term	Total	Th	540	550	663	Tc	Th=Thd+Thb
	Display	Thd	480	480	480	Tc	-
	Blank	Thb	60	70	183	Tc	-

Note : Since the module is operated in DE only mode, and Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

Note (1) LVDS Clock should not over 80MHz even if H-total or V-total is in spec, and the frequency follows the equation below.

Note (2) LVDS CLK= Frame rate * H-total * V-total

INPUT SIGNAL TIMING DIAGRAM



LVDS RECEIVER INTERFACE TIMING DIAGRAM



6.3 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the conditions shown in the following diagram.



Power ON/OFF Sequence

Note：

(1) The supply voltage of the external system for the module input should follow the definition of Vcc.

(2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

(3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.

(4) T4 should be measured after the module has been fully discharged between power off and on period.

(5) Interface signal shall not be kept at high impedance when the power is on.

7. Mechanical Drawing